Skip to content

Draft: Verilog to GNet2

Translator for Verilog to inner representation.

Merge request reports