Skip to content

Draft: Verilog to GNet2

Ушаков Александр Николаевич requested to merge anushakov/utopia-eda:gnet2 into main

Translator for Verilog to inner representation.

Merge request reports