Skip to content
GitLab
Explore
Sign in
Random subnet techmap, print & read Verilog
Code
Review changes
Check out branch
Download
Patches
Plain diff
Штренев Владислав
requested to merge
randSubnetToV
into
main
Jul 29, 2025
Overview
0
Commits
4
Pipelines
4
Changes
3
Expand
Add a test, which is:
Generating random subnet
Techmapping
Printing Verilog
Reading Verilog
Merge request reports
Loading