Skip to content

Random subnet techmap, print & read Verilog

Штренев Владислав requested to merge randSubnetToV into main

Add a test, which is:

  1. Generating random subnet
  2. Techmapping
  3. Printing Verilog
  4. Reading Verilog

Merge request reports