Skip to content

Add builder from rtlil

Чернявских Илья Игоревич requested to merge add_builder_from_rtlil into main

Added Verilog reading module using translation of the internal representation of Yozis HQ

Merge request reports