Add builder from rtlil
Added Verilog reading module using translation of the internal representation of Yozis HQ
Merge request reports
Activity
Filter activity
Please register or sign in to reply
Added Verilog reading module using translation of the internal representation of Yozis HQ