Skip to content
GitLab
Explore
Sign in
mvg
Utopia EDA
Merge requests
Open
23
Merged
224
Closed
39
All
286
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Draft: Refactored translators
!305
· created
May 16, 2024
by
Ушаков Александр Николаевич
Translator
0
updated
May 16, 2024
Akers algorithm refactoring
!304
· created
May 15, 2024
by
Вершков Максим Дмитриевич
LogOptimizer
0
updated
May 15, 2024
Power map
!302
· created
May 14, 2024
by
Белин Егор Сергеевич
0
updated
May 14, 2024
Draft: SubnetBuilder creating after optimization failed
!299
· created
May 12, 2024
by
Ягжов Алексей Александрович
0
updated
May 12, 2024
Draft: Switching activity updating + printing
!297
· created
May 08, 2024
by
Ягжов Алексей Александрович
LogOptimizer
13
updated
May 16, 2024
Draft: Optimizer test's refactoring
!292
· created
May 06, 2024
by
Романов Никита Сергеевич
LogOptimizer
3
updated
May 07, 2024
Draft: initial commit of optimal ReedMuller polynomial
!288
· created
May 02, 2024
by
Знатнов Егор Павлович
LogOptimizer
1
44
updated
May 15, 2024
Draft: Added NPNStatDatabase. Added Serialization for NPNDatabase and NPNStatDatabase.
!287
· created
Apr 28, 2024
by
Рамалданов Рустамхан Ражудинович
Model
9
updated
May 14, 2024
shell: add basic shell implementation using TCL
!285
· created
Apr 27, 2024
by
Романов Никита Сергеевич
15
updated
May 14, 2024
Fedora tutorial
!282
· created
Apr 25, 2024
by
Чернявских Илья Игоревич
0
updated
May 16, 2024
Draft: Delay estimation
!281
· created
Apr 25, 2024
by
Штренев Владислав
3
updated
May 16, 2024
Draft: Corasick mapping
!270
· created
Apr 17, 2024
by
Федотова Анна Алексеевна
0
updated
May 08, 2024
Draft: YosysConverterModel2 tests
!258
· created
Apr 07, 2024
by
Ушаков Александр Николаевич
0
updated
Apr 13, 2024
Draft: Realized YosysConverterFirrtl tests
!256
· created
Apr 05, 2024
by
Ушаков Александр Николаевич
0
updated
Apr 13, 2024
Draft: Translator Verilog to model2
!235
· created
Mar 25, 2024
by
Ушаков Александр Николаевич
0
updated
Apr 13, 2024
Removed not synth ops & reduce ops.
!228
· created
Mar 13, 2024
by
Григоров Иван Александрович
6
updated
Mar 18, 2024
Draft: TT generating with information about NPN statistics
!226
· created
Mar 10, 2024
by
Ягжов Алексей Александрович
LogOptimizer
5
updated
Mar 15, 2024
Draft: Reorganize CMake build scripts
4 of 6 checklist items completed
!196
· created
Feb 18, 2024
by
Artem Kotsynyak
0
updated
Mar 13, 2024
Draft: Resolve "Fix ReedMuller for 2 variables"
!181
· created
Feb 11, 2024
by
Знатнов Егор Павлович
1
updated
May 02, 2024
Draft: power_optimization_on_open-ABCD
!168
· created
Feb 01, 2024
by
Курганская Анастасия Сергеевна
200
updated
Feb 01, 2024
Prev
1
2
Next