Super Cells with trivial subnet implementation

Some Super cells may be synthesized as trivial subnets due to their truth tables. In that case we dont charactersize them, just fill in\out pin names. In estimator functions we now need to sheck that cell is wire so we don't start touching its empty LUTs.