One more testcase for EQY-based checker should be implemented. The following Verilog netlists should be checked on equvalence:
M1.v M2.v