Skip to content
GitLab
Explore
Sign in
Open
15
Merged
818
Closed
111
All
944
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Added maybe_unused attribute to some variables
!848
· created
Jul 28, 2025
by
Камкин Александр Сергеевич
Merged
updated
Jul 28, 2025
Design API
!809
· created
Jul 15, 2025
by
Черток Никита Дмитриевич
Model
Merged
updated
Jul 25, 2025
Fix type check for sequential cells
!846
· created
Jul 24, 2025
by
Черток Никита Дмитриевич
Merged
updated
Jul 24, 2025
Fix unordered subnet input ids case in net composer
!845
· created
Jul 24, 2025
by
Черток Никита Дмитриевич
Merged
updated
Jul 24, 2025
Added testbench generation for simulation verification.
!839
· created
Jul 23, 2025
by
Григоров Иван Александрович
Merged
7
updated
Jul 24, 2025
command "mutate"
!784
· created
Jul 07, 2025
by
Ржевская Мария Михайловна
Merged
15
Approved
updated
Jul 24, 2025
Added rearrangeEntries in LEC
!844
· created
Jul 24, 2025
by
Усачев Даниил Сергеевич
Merged
Approved
updated
Jul 24, 2025
Update rtlil builder: fix sdffce
!842
· created
Jul 24, 2025
by
Чернявских Илья Игоревич
Merged
updated
Jul 24, 2025
Fix parallel execution of aiger printer tests
!841
· created
Jul 24, 2025
by
Черток Никита Дмитриевич
Merged
updated
Jul 24, 2025
Consider FlipFlop depth in technology mapping
!840
· created
Jul 24, 2025
by
Черток Никита Дмитриевич
TechMapper
Merged
updated
Jul 24, 2025
Lec mapping
!807
· created
Jul 14, 2025
by
Усачев Даниил Сергеевич
Merged
17
Approved
updated
Jul 24, 2025
ignore three_state cells when reding liberty files
!838
· created
Jul 23, 2025
by
Черток Никита Дмитриевич
TechMapper
Merged
updated
Jul 23, 2025
Merge timing arrcs for liberty cells with sparced timing groups
!837
· created
Jul 23, 2025
by
Черток Никита Дмитриевич
TechMapper
Merged
updated
Jul 23, 2025
OptimizerSynthesizer fix
!830
· created
Jul 22, 2025
by
Вершков Максим Дмитриевич
LogOptimizer
Merged
Approved
updated
Jul 23, 2025
minor update write_aiger
!836
· created
Jul 23, 2025
by
Курганская Анастасия Сергеевна
Merged
Approved
updated
Jul 23, 2025
Skip sequential cells with only inverted output
!835
· created
Jul 22, 2025
by
Черток Никита Дмитриевич
TechMapper
Merged
updated
Jul 22, 2025
bug fix write_aiger
!834
· created
Jul 22, 2025
by
Курганская Анастасия Сергеевна
Merged
updated
Jul 22, 2025
Remove crutch for indexer usage in rtlil translator
!832
· created
Jul 22, 2025
by
Чернявских Илья Игоревич
Merged
6
updated
Jul 22, 2025
Bugfix/aiger
!833
· created
Jul 22, 2025
by
Черток Никита Дмитриевич
Merged
updated
Jul 22, 2025
Ml aiger
!822
· created
Jul 18, 2025
by
Курганская Анастасия Сергеевна
Merged
11
updated
Jul 22, 2025
Prev
1
…
3
4
5
6
7
8
9
10
11
…
41
Next