Merge requests · mvg / Utopia EDA · GitLab

Draft: Test output fix

!71 · created Sep 28, 2023 by Грицун Тимофей Юрьевич
CI/CD & Testing
- Closed
- 4
updated Dec 21, 2023
Draft: Added max cut finding mode for CutExtractor.

!118 · created Dec 11, 2023 by Ершов Михаил Алексеевич
LogOptimizer
- Closed
updated Dec 20, 2023
FIRRTL to Verilog translator

!103 · created Nov 20, 2023 by Ушаков Александр Николаевич
- Closed
updated Dec 04, 2023
Rtlil

!1 · created Jun 03, 2023 by Ушаков Александр Николаевич
- Closed
updated Dec 04, 2023
bypasser

!33 · created Jul 26, 2023 by Ушаков Александр Николаевич
- Closed
updated Dec 04, 2023
translator from RTLIL to FIR RTL

!34 · created Jul 26, 2023 by Ушаков Александр Николаевич
- Closed
updated Dec 04, 2023
Draft: GraphML parser for OpenABC-D descriptions

!56 · created Aug 08, 2023 by Щербакова Елизавета Александровна
LogOptimizer
- Closed
- 30
updated Nov 30, 2023
Draft: Auto documentation(doxy file)

!98 · created Nov 16, 2023 by Знатнов Егор Павлович
- Closed
updated Nov 17, 2023
Draft: Reed muller model2

!75 · created Oct 01, 2023 by Знатнов Егор Павлович
LogOptimizer
- Closed
- 79
updated Oct 22, 2023
Draft: Bi decomposition

!22 · created Jul 12, 2023 by Ягжов Алексей Александрович
LogOptimizer
- Closed
- 40
updated Sep 25, 2023
Draft: Bi Decomposition for subnet

!65 · created Sep 15, 2023 by Ягжов Алексей Александрович
- Closed
updated Sep 15, 2023

Prev
1
2
3
4
5
Next