Skip to content
GitLab
Explore
Sign in
Open
18
Merged
580
Closed
91
All
689
Recent searches
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Resubstitutor: countSetBits() was replaced by standart util::count_units()
!422
· created
Aug 29, 2024
by
Вершков Максим Дмитриевич
LogOptimizer
Merged
updated
Aug 29, 2024
Deleted Pipeliner class.
!421
· created
Aug 28, 2024
by
Ершов Михаил Алексеевич
LogOptimizer
Merged
updated
Aug 29, 2024
Changed labels format; Deleted primitive in-out subnets;
!414
· created
Aug 25, 2024
by
Ершов Михаил Алексеевич
Printer
Merged
updated
Aug 28, 2024
Coverage visualization
!409
· created
Aug 21, 2024
by
Волкова Марина Максимовна
Merged
2
updated
Aug 28, 2024
Coverage visualization
!407
· created
Aug 20, 2024
by
Волкова Марина Максимовна
CI/CD & Testing
Merged
1
updated
Aug 28, 2024
Changed types in MFFC, getReconvergentCut, resubstitution and premappers algorithms.
!420
· created
Aug 27, 2024
by
Вершков Максим Дмитриевич
Merged
updated
Aug 27, 2024
Fixing entry id types in tests.
!419
· created
Aug 27, 2024
by
Ершов Михаил Алексеевич
Merged
updated
Aug 27, 2024
SafePasser backward traversal fix + special replace case fix.
!415
· created
Aug 26, 2024
by
Ершов Михаил Алексеевич
LogOptimizer
Merged
updated
Aug 27, 2024
Fixed entryID types.
!418
· created
Aug 27, 2024
by
Ершов Михаил Алексеевич
Merged
updated
Aug 27, 2024
FraigChecker small fix
!416
· created
Aug 26, 2024
by
Кашинцев Илья Константинович
Merged
updated
Aug 26, 2024
Premappers improving.
!412
· created
Aug 23, 2024
by
Вершков Максим Дмитриевич
Merged
updated
Aug 26, 2024
Dbgen: AIG, MIG synthesis.
!411
· created
Aug 23, 2024
by
Вершков Максим Дмитриевич
Synthesizer
Merged
updated
Aug 23, 2024
Added design vertices colors, added PIs and POs vertices.
!408
· created
Aug 21, 2024
by
Ершов Михаил Алексеевич
Printer
Merged
updated
Aug 21, 2024
BaseChecker interface update, mitering for SubnetBuilder & FraigChecker update.
!404
· created
Aug 19, 2024
by
Кашинцев Илья Константинович
Merged
1
updated
Aug 21, 2024
Premappers updating.
!406
· created
Aug 20, 2024
by
Вершков Максим Дмитриевич
Merged
updated
Aug 20, 2024
Removed design analysis from utopia-eda
!405
· created
Aug 19, 2024
by
Ершов Михаил Алексеевич
Merged
updated
Aug 20, 2024
FIRRTL Translator fixes & refactoring.
!402
· created
Aug 19, 2024
by
Григоров Иван Александрович
Translator
Merged
updated
Aug 19, 2024
Added arcs in DesignBuilder.
!401
· created
Aug 17, 2024
by
Ершов Михаил Алексеевич
Model
Merged
updated
Aug 19, 2024
Removing explicit permutations in mapping
!400
· created
Aug 16, 2024
by
Михаил Чупилко
Merged
updated
Aug 16, 2024
Updating of BoundedSet in project
!398
· created
Aug 15, 2024
by
Муромцев Олег Сергеевич
Merged
13
updated
Aug 16, 2024
Prev
1
…
10
11
12
13
14
15
16
17
18
…
29
Next
